

42
cancel.

PERFORMED ON A VIRTUAL ADDRESS, attorney docket no. RAB 97-001."

IN THE CLAIMS:

Please cancel claims 6 - 37.

Please amend claims 1-5 as follows:

- 43
cont.
- 264080" 95E50680
1. (Amended) A circuit for storing physical address translation information to reduce address translation time in a computer system, said circuit comprising:
 - a) a data path for receiving a virtual address, said virtual address including a segment identifier for identifying a segment [identifier] and a segment offset; and
 - b) a segment descriptor memory coupled to said data path and selectable by said segment identifier, said memory capable of storing at least the following:
 - i) linear address information describing the base of the segment,
 - ii) linear address information describing the limit of the segment, and
 - iii) a page frame describing at least a portion of a physical address of said segment;and
wherein a tentative memory reference can be initiated based on the virtual address and the information in the segment descriptor memory and without performing a virtual to linear to physical address translation.
 2. (Amended) The circuit of claim 1, wherein the information in the segment descriptor memory is stored in one or more registers, and such information can be combined with a portion of the segment offset to create a physical address that is used to initiate the tentative memory reference.
 3. (Amended) The circuit of claim 1, wherein the information in the segment descriptor memory is stored in a cache and such information can be combined with a portion of the segment offset to create a physical address that is used to initiate the tentative memory reference.
 4. (Amended) The circuit of claim 1, further including a physical address register coupled to the segment descriptor memory for storing a physical address used to initiate the tentative memory reference, said physical address being comprised of the page frame from said segment descriptor memory and a page offset.
- 24
- 2
- A

a3
Concise.

5. (Amended) The circuit of claim [4] 1, wherein the [physical address stored in the physical address register is used to perform a memory access] page frame stored in the segment descriptor memory is based on a prior virtual address.

Please add new claims 38 - 81:

a4
Cont.

38. A system for performing address translations, said system generating an actual physical address from a virtual address in a time period T, by calculating a linear address based on said virtual address, and by calculating said actual physical address based on said calculated linear address, said system further including:

a fast physical address generator for generating a fast physical address related to said virtual address in a time $< T$.

2
39. The system of claim ¹38, wherein the fast physical address can be used for generating a memory access faster than a memory access based on said actual physical address.

3
40. The system of claim ²39, including a cancellation circuit for cancelling the memory access if the fast physical address and actual physical address are different.

4
41. The system of claim ¹38, wherein the fast physical address is generated based on a combination of physical address information from a different virtual address, and partial linear address information relating to said virtual address.

5
42. The circuit of claim ¹38, wherein the fast physical address is generated before said calculated linear address.

08905356-080497

as
cont
sub
est
43. A system for performing address translations using a first operation to convert a first virtual address to a first linear address, and a second operation to convert said first linear address to a first physical address, said system further including:

a tentative physical address generator for generating a tentative physical address related to said first virtual address;

wherein the tentative physical address can be generated before said second operation has completed converting said first linear address.

7
44. The system of claim ⁶43, wherein the tentative physical address can be used for generating a memory access which is faster than a memory access resulting from said first physical address.

8
45. The system of claim ⁷44, including a cancellation circuit for cancelling the memory access if the tentative physical address and first physical address are different.

9
46. The system of claim ⁶43, wherein the tentative physical address is generated based on a combination of prior physical address information and partial linear address information relating to said first virtual address.

10
47. The circuit of claim ⁶43, wherein the tentative physical address is generated before said first operation has completed converting said first virtual address into said first linear address.

11
48. The circuit of claim ⁶43, wherein said first virtual address is partially converted to a linear address by the fast physical address circuit and is combined with physical address information relating to a prior virtual address to generate the tentative physical address.

00005356-000497

49. A system for performing address translations using a first operation to convert virtual addresses to linear addresses, and a second operation to convert said linear addresses to physical addresses, said system further including:

a fast physical address generator for generating fast physical addresses related to said virtual addresses;

wherein the fast physical addresses can be generated while said virtual addresses are being converted in said first operation into said linear addresses.

¹³
50. The system of claim ¹²49, wherein the fast physical addresses can be used for generating memory accesses faster than memory accesses resulting from said calculated physical addresses.

¹⁴
51. The system of claim ¹³50, including a cancellation circuit for cancelling the memory accesses if the fast physical addresses and calculated physical addresses are different.

¹⁵
52. The system of claim ¹²49, wherein the fast physical addresses are generated based on a combination of physical address information and partial linear address information relating to said virtual addresses.

¹⁶
53. The system of claim ¹²49, wherein said virtual addresses are partially converted to linear addresses by the fast physical address circuit and are combined with physical address information relating to prior virtual addresses to generate the tentative physical addresses.

24
cont.
Sub-37
C4

A system for performing address translations comprising:

a virtual to linear address converter circuit for generating a calculated linear address based on a virtual address; and

a linear to physical address converter circuit for generating a calculated physical address based on the calculated linear address, the calculated physical address including a calculated page frame and a calculated page offset; and

a fast physical address circuit for generating a fast physical address including a fast page frame and a fast page offset;

wherein a memory reference can be generated based on the fast physical address.

55. The system of claim 54, wherein the fast physical address is based on linear address information relating to the virtual address and physical address information relating to a prior virtual address.

56. The system of claim 54, wherein the virtual address is partially converted to a linear address by the fast physical address circuit and is combined with physical address information relating to a prior virtual address to generate the tentative physical address.

ay
cont
sat
C
57. A system for performing address translations using a first operation to convert a first virtual address to a first linear address, and a second operation to convert said first linear address to a first physical address, the system further including:

an address translation memory, accessible by said system while said first operation is converting said first virtual address, and capable of storing prior physical address information generated during a prior address translation by said second operation based on a prior virtual address;

wherein a fast physical address can be generated based on the prior physical address information and said first linear address before said second operation has completed converting said first linear address.

20
58. The system of claim 57, wherein the fast physical address can be used for an accelerated memory access which is faster than a memory access resulting from said first physical address.

21
59. The system of claim 58, including a cancellation circuit for cancelling the fast memory access if the fast physical address and first physical address are different.

22
60. The system of claim 57, wherein the fast physical address is comprised of:
(iii) a page frame portion based on the prior physical address information; and
(iv) a page offset portion based on the result of converting said first virtual address to a first linear address.

20150523-080426

28

A

all
cont.
sent
C6

1. A system for performing address translations comprising:

an address translation memory capable of storing:

- (i) a portion of a physical address corresponding to a stored page frame; and
- (ii) segment base information relating to a virtual address; and

a virtual to linear address converter circuit for generating a calculated linear address based on combining a portion of the virtual address and the segment base; and

a linear to physical address converter circuit for receiving and generating a calculated physical address based on the calculated linear address, the calculated physical address including a first page frame and a first page offset; and

a fast physical address circuit for generating a fast physical address comprised of the stored page frame combined with a fast page offset portion derived from the segment base and the virtual address;

wherein the fast physical address is calculated prior to the generation of said calculated physical address.

29
62. The system of claim 23, wherein the fast physical address can be used for generating a fast memory access which is generated more quickly than a memory access resulting from said first physical address

25
63. The system of claim 23, including a cancellation circuit for cancelling the fast memory access if the fast physical address and first physical address are different.

26
64. The circuit of claim 23, wherein the fast physical address is generated prior to the generation of the first linear address.

27
65. The system of claim 23, wherein the stored page frame is generated in a prior address translation based on a prior virtual address.

at
Cont
Sub
CP

66. A method of performing a translation of a virtual address in a computer system, said method including the steps of :

- (a) calculating a fast physical address related to said virtual address; and
- (b) calculating a linear address based on said virtual address; and
- (c) calculating an actual physical address based on the linear address;

wherein step (a) is completed prior to the completion of step (c), and the fast physical address can be used to initiate a fast memory reference.

²⁹
67. The method of claim ²⁸66, further including a step (d): cancelling the memory access if the fast physical address and actual physical address are different.

³⁰
68. The method of claim ²⁸66, wherein the fast physical address is generated based on a combination of physical address information from a different virtual address, and partial linear address information relating to said virtual address.

³¹
69. The method of claim ²⁸66, wherein step (a) is completed prior to the completion of step (b).

00005356-080497

70.
system,

- (c) co
actua
wh
being

35
71.

59
72.

35
73.

act
cont
Sant
CJH

74. A method of generating a fast memory reference using a fast physical address derived from a virtual address in a computer system, the method including the steps of:

- (a) converting a portion of said virtual address into a partial linear address; and
- (b) combining the partial linear address with physical address information obtained from a prior memory reference to generate said fast physical address;
- (c) generating a memory reference based on the fast physical address;
- (d) converting said virtual address into an actual physical address;
- (e) cancelling the memory reference if the fast physical address and actual physical address are different.

37
75. The method of claim ³⁶74, wherein the fast physical address is generated prior to the generation of the linear address.

58
76. The method of claim ³⁶74, wherein the fast physical address is used to generate a fast memory access prior to the generation of the linear address.

08005356-080497

all
out
sent
off

-

40
78.

41
79.

42
80.

43
81.

D E S I G N A T I O N